

35972 U.S. PTO
10/024724
12/21/01

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10024724	FILING DATE 12/21/2001	CLASS 257	SUBCLASS 700	GAU 2826	EXAMINER A. Williams
----------------------	---------------------------	--------------	-----------------	-------------	-------------------------

APPLICANTS: Haines Michael;

DEVICE
ELECTED
-OLIC

CONTINUING DATA VERIFIED:

FOREIGN APPLICATIONS VERIFIED:

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no

35 USC 119 conditions met ☐ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

219.40853X00

TITLE: Method and apparatus for increasing the immunity of new generation microprocessors from ESD events

U.S. DEPT. OF COMM./PAT. & TM. PTO-4351 (Rev. 12-94)

Best Available Copy

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drawg.	Figs. Drawg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
<p>WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.</p>				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)